Aug 28, 2009
Reusable SoC Verification Environment IP
With the increase in Design complexity, the effort spent on SoC verification is increasing exponentially. With the increase in the chip complexity and reduced design cycle time there is an extensive need for reuse. We can increase reuse of the verification environment and the test-patterns for Core based design. With the increase in reuse the verification engineer can spend more effort on quality of verification rather than spending the effort for redeveloping the environment.
Reuse of checkers, external stimuli generator, and coverage metric for the module will help to boost the full system verification environment. Reusability and portability are the main focus in setting up the SoC verification environment. Reusing module level verification components (such as checkers and monitors) on top level can ensure the module functional consistency and also reduce the effort of rechecking the module.
About : Final-yearproject.com
Final-yearproject.com is one stop for all your project needs. You can find projects and seminars related to Electronics, Electrical, Civil, Mechanical, MBA, Pharmacy, Computer Science, IT, Bio-Tech, Robotics, Telecom, Wireless, Automation, BCA, MATLAB etc. You can Like us at Facebook and follow us on Twitter and Google+.