In this thesis, a Java native processor is developed on FPGA. A class linker and bootstrap programs are created to support execution of Java classes. Subsets of the instruction set were classified and selected based on their importance and difficulty for implementation on the processor. After a comparison of existing Java processors and their architectures, a non-pipelined multi-cycle data path was chosen to be prototyped largely due to time-constraints. Simulations were used to ensure correct functionality and synthesis results were used to reduce gate counts and optimise timing results. An in-circuit debugger was designed to assist in testing and co-simulation of the device against RTL and instruction simulator models.
Author:-Jeremy See Wei Chan
University:- The University of Queensland
DIRECT DOWNLOAD
Advertisements:-
No comments:
Post a Comment