Jul 21, 2009

RF Transmitter Architecture- VLSI Design

The paper present the RF transmitter architecture based on all digital phase locked. Loop (ADPLL) which is built from the ground up using digital techniques and digital creation flow. In this paper, we described a system on chip that integrates ADSP with a multi Gega-Hertz digital RF transmitter that meets the blue tooth specifications. You can also Subscribe to FINAL YEAR PROJECT'S by Email for more such Projects and Seminar.

A need has arisen to find digital architectural solutions to the RF functions. The frequency synthesizer is a key block used for frequency translation of radio signals and has been traditionally based on a charge pump phase-locked loop (PLL), which is not easily amenable to integration. Recently, a digitally -controlled oscillator (DCO), which deliberately avoids any analog tuning controls, was first presented for RF wireless applications. This allows for its loop control circuitry to be implemented in a fully digital manner as first proposed.


Tags: , , , , ,

0 Responses to “RF Transmitter Architecture- VLSI Design”

Subscribe Now!! final year project subscribers

Get the latest projects on your Email, 25k+ user's can't be wrong !!

Note: We promise, we don't SPAM, so don't forget to verify your Email and get FREE projects.
© 2015 FREE FINAL YEAR PROJECT'S. All rights reserved.
Designed by SpicyTricks